This paper presents a simple and fully digital solution to correct the effect of amplifier finite gain in cascade Σ∆ modulators. The main contribution of this letter is a simple digital method to evaluate the integrator pole errors, which are further taken into account to modify the reconstruction filter. The method is applied to a 2-1 cascade modulator. The governing equations of such a modulator are,
respectively. Parameters p 1 , p 2 and p 3 represent the real integrator poles.
In order to obtain a third order behaviour, the reconstruction filter has to be modified to take into account the real integrator poles. Nevertheless, a Taylor development of the error introduced using the ideal reconstruction filter of (2) shows that the main degradation can be compensated by simply taking, 
Pole error evaluation: One of the key points for the efficiency of the digital correction is the evaluation of the corrective parameters (p 1 and p 2 in our case). Most proposals describe adaptive solutions that can follow drifts in the parameter values [2] [3] .
However, such solutions are usually costly as they require the introduction of an error signal to be minimized as well as a correlation filter. The former can have an impact on the modulator performance and the latter can represent an important amount of hardware. In [4] a correction mechanism is proposed but an efficient method to determine the correction terms is lacking.
In this letter, a solution is proposed to evaluate integrator pole errors. The principle of operation is illustrated in figure 2 . In a first step (see figure 2), the normal input path to the modulator is disabled and a periodic digital sequence is sent to the modulator reusing the feedback DAC during the sampling phase. Notice that the sequence can be stored in a recycling register. In this situation, it has been shown in [5] that the mean value of the output bit-stream deviates from the input sequence mean value in an amount that is proportional to the pole error. Hence, the pole evaluation is carried out by up/down counters and simple logic that perform the sum of the difference between input and output bit-streams over a given number of samples. The counter output for the test of the first integrator pole error (see figure 2 ) is,
where Q is the input sequence mean value, and N the number of summed samples
In a second step (see figure 2), the normal input to the second integrator is disabled and a delay is introduced in the digital feedback path. Here again, a periodic digital sequence is sent to the 2 nd integrator re-using the feedback DAC during the sampling phase. For an input sequence of the form [1 1 … 1 0] (with a number L-1 of 1s and one 0, and L>5), it has been shown [6] that the counter output is,
For both the first and second integrator pole error evaluation, the impact of an inputreferred offset on the counter value can be compensated performing an additional evaluation using in this case the opposite sequences. The result of the second evaluation has just to be subtracted from the result of the first one.
From the two counter outputs, estimators of the pole errors p 1 and p 2 can easily be derived, in particular if the equation parameters (N, L and Q) are chosen such that the required division can be approximated by register shift.
The proposed method has been validated using a realistic MATLAB Simulink model of the cascade 2-1 modulator that takes into account the major shortcomings of Σ∆ modulators [7] : thermal noise, amplifier finite gain, slew-rate and bandwidth, saturation, (2)) and the corrected case (equation (6)). This was done by filtering and decimating the modulator output by 128 and calculating an FFT over 1024 points. Moreover, the proposed technique could very well be extended to self-correction, provided that the reconstruction filter be automatically updated using the evaluation counter outputs. This could be realized at power up or periodically when the modulator is idle, with no need of external circuitry or signals. Step 1: modifications for first integrator
Step 2: modifications for second integrator Step 1
Step 2 
